8-11-3

Express Mail No. EV335520662US Attorney Docket No. 108298515US3 Disclosure No. 00-1130

Under the Peperwork Reduction Act of 1995, no persons are required to resp

REQUEST **FOR CONTINUED EXAMINATION (RCE) TRANSMITTAL**

> Address to: Mail Stop RCE Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

and to a collection of information unles	s it displays a valid OMB control number.	
Application Number	09/888,002	
Filing Date	June 21, 2001	
First Named Inventor	Whonchee Lee	
Art Unit	3723,	
Examiner Name	Dung V. Nguyen	
Confirmation Number	9049	
Attorney Docket Number	108298515US3	

This is a Request for Continued Examination (RCE) under 37 C.F.R. 1.114 of the above-identified application. Request for Continued Examination (RCE) practice under 37 CFR 1.114 does not apply to any utility or plant applications filed prior to June 8, 1995, or to any design application. See Instruction Sheet for RCEs (not to be submitted to the USPTO) on page 2.

1.	Sul	bmissio	u tedni	ed t	inder 51	C.F.R	. § 1.11 <u>4</u>	ر						
	8. 🗌	Previo	usly su	ıbmitt	ted	_ <u>-</u>	-							
	i.								. § 1.116 pro	evious	y filed on	•	•	
	ű.						e Appeal B		entered). ply Brief pre	viously	filed on	DE	CEN /	
	ői.				941	0			F., p.e			UE	CEIVED)
	b. 🛭	Enclos	æd									All	G 1 3 2003	
	Ĺ	☐ Arr												
	Ü				claration						•	TECHNOLO	OGY CENTER A3	
	Ü.												A. OFINIER H3	700
	iv.			ea R	eterence	<u>es (4):</u>	CHECK							
2.	Misce	llaneou	_											
	a. 🔲											.F.R. 1.103(
		•	od of _		_month	S. (Per	tod of suspe	nsion shall i	not exceed 3 (months,	Fee unde	a 31 C.F.R. 1.	17(i) required)	
	م	7												
3.	Fees		RCE for	e und	er 37 C.F	.R. 1.17	(e) is requin	ed by 37 C.	F.R, 1.114 wh	en the	RUE is file	10 .		
	a. 🔯				reby aut		d to charge	the follow	ring fees, or	credit	any over	payments, to		
														1
	i.	RC					.F.R. 1.17(e)	AB /19/98	NZ DU	numori d	10000017 09	888002	
	ű.	□ Ext	E fee r tension	requir	red unde me fee (er 37 C 37 C.F.	.F.R. 1.17(R. 1.136 and	, ,			MDRF1 0	10000017 09		
	ö. M.		E fee r tension ner: <u>an</u>	requir of tir y und	red unde me fee (terpaym	er 37 C 37 C.F. <u>ent</u>	R. 1.136 and	, ,	08/12/20 01 FC:18		MDRF1 0	0000017 03	888002 750.00 OP	
	ii. iii. b. ⊠	☐ Ext ☑ Oth Check	E fee retension her: and in the	requir of tir y und amou	red under me fee (derpaym unt of \$	er 37 C 37 C.F. ent 750 en	R. 1.136 and	i i.17)			MDRF1 0	10000017 09		
	ö. M.	☐ Ext ☑ Oth Check	E fee retension her: and in the	requir of tir y und amou	red under me fee (derpaym unt of \$	er 37 C 37 C.F. ent 750 en	R. 1.136 and	i i.17)			MDRF1 0	0000017 09		
	ii. iii. b. ⊠	☐ Ext ☑ Oth Check	E fee retension her: and in the	required of the control of the contr	red under me fee (derpaym unt of \$ card (Fe	er 37 C 37 C.F. ent 750 en	R. 1.136 and iclosed O-2038 enok	(1.17) : :		101				
Name	ii. iii. b. ⊠	☐ Ext ☑ Oth Check Payme	E fee retension her: and in the ent by c	required to the second	red under me fee (derpaym unt of \$ card (Fe	er 37 C 37 C.F. ent 750 en em PT	R. 1.136 and iclosed O-2038 enok	(1.17) : :	01 FC:18	01 AGEN	IT REQU			
Name	ii. iii. b. ☑ c. □	☐ Ext ☑ Oth Check Payme	E fee retension her: and in the ent by c	required to the second	red under me fee (derpaym unt of \$) card (Fe	er 37 C 37 C.F. ent 750 en em PT	R. 1.136 and iclosed O-2038 enok	(1.17) : :	01 FC:18	01 AGEN	IT REQU	MRED	750.00 OP	
	ii. iii. b. ☑ c. □	☐ Ext Ø Oth Check Payme	E fee retension her: and in the ent by c	required to the second	red under me fee (derpaym unt of \$; card (Fe GNATU	er 37 C 37 C.F. ent 750 en erm PTO	R. 1.136 and closed O-2038 enok	osed)	01 FC:18 ORNEY, OR Registrat	AGEN	T REQU . (Attorne Augus	MRED ey/Agent)	750.00 OP	
Signa I heret	ii. iii. b. 🔯 c. 🗌 (Print //	Exicon Other Check Payme	tension her: and in the ent by correspondence of the correspondenc	require of the variation of the variatio	red under me fee (derpaymunt of \$; card (For GNATU) Wech	er 37 C.F. 37 C.F. ent 750 en erm PTC PRE OR kin CERTI	R. 1.136 and closed O-2038 enck	(1.17) cosed) NT, ATTC F MAILING	O1 FC:18 ORNEY, OR Registrat Dete G OR TRAN ales Postal Se	AGEN	T REQU. (Attorne Augus	NRED ey/Agent) at 7, 2003	750.00 GP 42,216	
Signa I heret Comm	ii. iii. b. 🔯 c. 🗌 (Print //	Check Payme Type) that this c for Paten	tension her: and in the ent by correspondence of the correspondenc	require of the variation of the variatio	red under me fee (derpaymunt of \$; card (For GNATU) Wech	er 37 C.F. 37 C.F. ent 750 en erm PTC PRE OR kin CERTI	R. 1.136 and closed O-2038 enck	(1.17) cosed) NT, ATTC F MAILING	O1 FC:18 ORNEY, OR Registrat Dete G OR TRAN ales Postal Se	AGEN	T REQU. (Attorne Augus	MRED by/Agent) t 7, 2003 s mail in an en	750.00 GP 42,216	
Signa I heret Comm	ii. iii. b. 🔯 c. 🗍 fure (Print // ture by certify thissioner F	Check Payme Type) that this c for Paten	tension her: and in the ent by correspondence of the correspondenc	require of the variation of the variatio	red under me fee (derpaymunt of \$; card (For GNATU) Wech	er 37 C.F. 37 C.F. ent 750 en erm PTC PRE OR kin CERTI	R. 1.136 and closed O-2038 enck	(1.17) cosed) NT, ATTC F MAILING	ORNEY, OR Registral Dete G OR TRAN ales Postal Se	AGEN	T REQU. (Attorne Augus	MRED by/Agent) t 7, 2003 s mail in an en	750.00 GP 42,216	
Signa I heret Comm	ii. iii. b. 🔯 c. 🗌 (Print /I ture (Print /I ture) (Print /I ture)	Check Payme Type) hat this cfor Paten Type)	Jens Box	require of time of the control of th	red under me fee (derpaymunt of \$) card (For Wech Washing	er 37 C 37 C.F. ent 750 en orm PTO RE OF kin	R. 1.136 and closed O-2038 enoke FAPPLICA FICATE OF sitted with the C 20231, or fe	MT, ATTO	ORNEY, OR Registrat Date G OR TRAN ales Postal Se remitted to the	AGEN Cion No	Augus SION I first class alternt and	PIRED ey/Agent) it 7, 2003 s mall in an en Tradomark O	750.00 GP 42,216	

· NOTICES ·

Japan Patent Office is not responsible for any damages caused by the use of this translation.

- 1. This document has been translated by computer. So the translation may not reflect the original precisely.
- 2. *** shows the word which can not be translated.
- 3. In the drawings, any words are not translated.

CLAIMS

[Claim(s)]

[Claim 1] The manufacture method of a semiconductor device characterized by providing the following. The process which forms the slot for wiring for forming wiring in the insulator layer formed on the substrate. The process which makes a metal membrane deposit on the aforementioned insulator layer so that the aforementioned slot for wiring may be embedded. The process which forms the passive state film which demonstrates the operation which bers the electrolysis reaction of the metal membrane concerned in the front face of the metal membrane deposited on the aforementioned insulator layer. The process which carries out flattening of the irregularity of the front face of the aforementioned metal membrane which removed alternatively the immobility film on the heights which exist in the front face of the aforementioned metal membrane produced by the embedding of the aforementioned slot for wiring among the passive state films formed in the aforementioned metal membrane by mechanical polishing, removed the process which exposes the heights of the metal concerned on a front face, and the heights of the metal membrane which carried out [aforementioned] exposure by electrolytic polishing, and produced by the embedding of the aforementioned slot for wiring.

[Claim 2] the electrohysis compound polish which compounded electrohytic polishing and mechanical polishing for the excessive metal membrane to which the aforementioned front face exists on the aforementioned insulator layer of the metal membrane by which flattening was carried out -- the manufacture method of a semiconductor device according to claim 1 of having further the process which removes and forms the aforementioned wiring

[Claim 3] The aforementioned electrolysis compound polish is the manufacture method of a semiconductor device according to claim 2 of compounding electrolytic polishing and chemical machinery polish.

[Claim 4] The manufacture method of a semiconductor device according to claim 2 characterized by providing the following. After forming the aforementioned slot for wiring, the barrier film which consists of a conductive material for preventing the diffusion to the aforementioned insulator layer of the aforementioned metal membrane so that the aforementioned insulator layer top and aforementioned Mizouchi may be covared forms. The process remove until the aforementioned barrier film exposes the excessive metal membrane which exists on the aforementioned insulator layer to a front face by the aforementioned electrolysis compound polish, after carrying out flattening in the heights of the metal membrane which carried out [aforementioned] exposure. The process removed by the aforementioned electrolysis compound polish until the aforementioned insulator layer exposes to a front face the excessive barrier film which exists on the aforementioned insulator layer. [Claim 5] Make the electrolytic solution intervene between the polished surface of the abrasive tools which have conductivity, and the aforementioned passive state film, use the aforementioned metal membrane and a barrier film as an anode plate, and the aforementioned abrasive tools are used as cathode. Impress voltage between the aforementioned metal membrane and a barrier film, and the aforementioned abrasive tools, and the aforementioned abrasive tools are moved to it relatively [front face / of the aforementioned passive state film]. The manufacture method of a semiconductor device according to claim 4 of making the heights of the aforementioned metal membrane exposed from the passive state film which removed alternatively the passive state film formed in the heights of the aforementioned metal membrane, and was removed by the aforementioned selection target eluted by the electrolytic action of the aforementioned electrolytic solution. [Claim 6] The manufacture method of a semiconductor device according to claim 5 of malding the polar-zone material to which voltage was impressed between the aforementioned abrasive tools contacting or approaching the aforementioned metal membrane and a barrier film, energizing on the alorementioned metal membrane and the alorementioned barrier film, carrying out the monitoring of the current which flows from the aforementioned polar-zone material to the aforementioned abrasive tools via the aforementioned aforementioned metal membrane and the aforementioned barrier film, and managing advance of polish of the aforementioned metal membrane and a barrier film based on the size of the current value concerned.

[Claim 7] The manufacture method of a semiconductor device according to claim 5 of making the polar-zone material to which voltage was impressed between the aforementioned abrasive tools contacting or approaching the aforementioned metal membrane and a barrier film, energizing on the aforementioned metal membrane and the aforementioned barrier film, carrying out the monitoring of the size of the electric resistance generated between the aforementioned polar-zone material and the aforementioned abrasive tools, and managing advance of polish of the afcrementioned metal membrane and a barrier film based on the electric resistance value concerned.

[Claim 8] The manufacture method of a semiconductor device according to claim 5 of making the chemical-polishing agent containing a polish abrasive grain intervening between the polished surface of the atcrementioned abrasive tools, and the afcrementioned passive state film, and removing the aforementioned passive state film alternatively.

[Ctaim 9] each material which constitutes the aforementioned metal membrane and the aforementioned barrier film - receiving - a different chemical-polishing agent with a respectively high polish rate - using -- the above -- the manufacture method of a semiconductor device according to claim 5 of removing an excessive metal membrane and a barrier film, respectively

(Claim 10) the above - the voltage impressed between the aforementioned barrier film and the aforementioned abrasive tools at the process which removes an excessive barrier film - the above -- the manulacture method of the semiconductor device according to claim 5 made lower than the voltage impressed between the aforementioned metal membranes in a process and the aforementioned abrasive tools which remove an excessive metal membrane

[Claim 11] The process which the process which forms the aforementioned slot for wiring has the process which forms the contact hole for connecting the impurity-diffusion layer or the wiring formed in the lower layer of the alorementioned insulator layer, and the wiring formed on the insulator layer concerned, and embeds in a metal to the afcrementioned slot for wiring with formation of the afcrementioned slot for wiring is the manufacture method of a semiconductor device according to claim 2 of embedding a metal to the aforementioned contact hole with the . Bforementioned slot for wiring

(Claim 12) The manufacture method of the semiconductor device according to claim 11 which uses copper for the formation material of the aforementioned wiring, and embeds copper at the aforementioned slot for wiring, and a contact hole using an electroplating method. [Claim 13] The manufacture method of a semiconductor device according to claim 4 of using either Ta, Ti, TaN and TiN for the formation material of the aforementioned barrier film.